

ESR-L INSTRUCTION MANUAL

for PC-E300
OE-7000 SERIES
EG-7000 SERIES

promsoft.com

SHARP CORPORATION

General Specifications

- . 8-bit C-MOS CPU
- . Memory space (1 Mbyte)
 - Data: 1 Mbyte continuous
 - Program: 64 Kbytes x 16 segments
- . Built-in 236-byte RAM
 - This internal memory makes up a separate memory space from the external memory, and its address allocation is as follows:
 - 00H to EBH: RAM
 - ECH to FFH: Pointers, control command registers, data buffers, I/O ports, etc.
- . Main clock
 - Ceramic-oscillated 2.304 MHz (1.30 μ sec. execute cycle)
 - Changeable by PLA to:
 - 1.536 MHz (1.95 μ sec. execute cycle), or
 - 3.072 MHz (0.98 μ sec. execute cycle)
- . Sub-clock
 - CR-oscillated typ. 40 kHz (As a display clock and as a timer for a half), or
 - Crystal-oscillated 32.768 kHz (Used when providing a clock function).
- . Interrupt
 - 7 factors: 2 timers, 2 keys, 2 UARTs, and external factor.
- . UART
 - Baud rate: 300 to 9600
 - Parity: Even/odd/no
 - Character length: 7/8
 - Stop bit: 1/2
 - Breakout function
- . I/O
 - A0 to A18: Address buses
 - CE0 to CE7: Chip select output pins
 - DIO0 to DIO7: Data buses
 - MRQ RD WR: Memory control pin

K00 to K015: Key strobe output
ports
 KI0 to KI7: Key input ports
 E0 to E15: General I/O ports
 ϕ A HA DIS: LCD driver control
pin
 TXD: UART data output pin
 RXD: UART data input pin
 CO: CMT data output pin
 CI: CMT data input pin
 IRQ: External interrupt
input pin
 ON: ON key input pin

. LCD common signal
output allowed


1/16 duty. However, the number of
pins is only 14, from H1 to H15
excluding H8. Changed with A, CE,
KO, and other pins by PLA.

. HALT/OFF function

HALT: Stops the main clock.

OFF : Stops both the main clock and
the sub-clock.

Block Diagram



Registers

BA		B 8 bits	A 8 bits
I		IH 8 bits	IL 8 bits
X		X	20 bits
Y		Y	20 bits
U		U	20 bits
S		S	20 bits
PC	PS 4 bits	PC	16 bits



- A Accumulator:** An arithmetic register. The ESR-L performs arithmetic mainly on the accumulator and the internal memory.
- B Auxiliary register:** An auxiliary register for the accumulator. Used as a 16-bit register in combination with the register A.
- I Counter register:** An loop instruction automatically decrements this register till the data it has becomes zero.
- X Pointer register:** Allowed to directly access addresses throughout the 1-megabyte external memory.
- Y Pointer register:** Allowed to directly access addresses throughout the 1-megabyte external memory.
- U User stack pointer:** A stack pointer that is used by the user to save data or for data transfer between routines. This stack pointer is also usable as a pointer register like the registers X and Y, and is allowed to directly access the 1-megabyte space.

- S System stack pointer: A stack pointer that is mainly used by the system for subroutine call, etc. It is also usable as a pointer register like the registers X and Y, and is allowed to directly access to 1-megabyte space.
- PC Program counter: Automatically increments every time an object code is fetched, i.e. every 16 bits. Therefore, 64 K bytes of object codes makes 1 segment.
- PS Page segment register: Specifies a page from which an object code is to be fetched. This register consists of 4 bits, and segments are from 0H to FH.

Memory Space

Internal memory space
(256 bytes)

External memory space
(1 Mbyte)



ECH	BP	RAM BASE POINTER
EDH	PX	RAM PX POINTER
EEH	PY	RAM PY POINTER
EFH	AMC	ADR. MODIFY CONTROL
FOH	KOL	KEY OUTPUT BUFFER
F1H	KOH	KEY OUTPUT BUFFER
F2H	KI	KEY INPUT BUFFER
F3H	EOL	E PORT OUTPUT BUFFER
F4H	EOH	E PORT OUTPUT BUFFER
F5H	EIL	E PORT INPUT BUFFER
F6H	EIH	E PORT INPUT BUFFER
F7H	UCR	UART CONTROL REGISTER
F8H	USR	UART STATUS REGISTER
F9H	RXD	UART RECEIVE BUFFER
FAH	TXD	UART TRANSMIT BUFFER
FBH	IMR	INTERRUPT MASK REGISTER
FCH	ISR	INTERRUPT STATUS REGISTER
FDH	SCR	SYSTEM CONTROL REGISTER
FEH	LCC	LCD CONTRAST CONTROL
FFH	SSR	SYSTEM STATUS REGISTER

promsoft.com

Internal Memory Space

The internal memory space has 256 bytes and is accessed by the 8-bit pointer BP, PX, or PY or an immediate value. It makes up a difference space from the external memory space. Among the 256 bytes, 236 bytes from 00H to EBH make ordinary RAM, and the rest, i.e. 20 bytes from ECH to FFH, is dedicated to pointers, control command registers, data buffers, and I/O ports.

RAM Addresses: 00H to EBH Read/Write
 These 236 bytes make ordinary RAM.

BP Address: ECH Read/Write
 RAM base pointer: A pointer to specify the reference address for accessing an address in the internal memory space by relative addressing. The following are the addressing modes that use this pointer:

(bp+n) In this mode, an effective address is obtained by adding the offset value "n" to the information the BP has.

(bp+px) ... In this mode, an effective address is obtained by adding the data the PX has to the data the BP has.

(bp+py) ... In this mode, an effective address is obtained by adding the data the PY has to the data the BP has.

PX Address: EDH Read/Write

RAM PX pointer: A pointer that specifies an address on the internal memory and is used when data on the internal memory is subjected to loop processing. There are the following two addressing modes that use the RAM PX pointer:

(px+n) An effective address is obtained by adding the offset value "n" to the data the PX has.

(bp+px) ... An effective address is obtained by adding the data the PX has to the data BP has.

PY

Address: EEH

Read/Write

RAM PY pointer: A pointer that specifies an address on the internal memory as the PX does. The PY is used when the second operand specifies a pointer in an instruction both of whose first and second operands use internal memory addressing.

(py+n) This addressing mode obtains an effective address by adding the offset value "+n" to the data the PY has.

(bp+py) ... This addressing mode obtains an effective address by adding the data the PY has to the data the BP has.


AMC

Address: EFH

Read/Write

Address Modify Control: A system provided with two RAM card slots may have two discontinuous RAM card address areas depending on the capacities of the RAM cards inserted. This register controls the function that virtually makes the RAM card address areas continuous. When the function is enabled, it works between the CE1 and the CE2 and allows the system to use the address areas with the end of the CE1 address area virtually linked to the start address of the CE0 address area.

Example:



AME Address Modify Enable: Enables the address modify function when this bit is "1".

AM0 to

AM5 These specify the RAM card capacity at the CEO side:

AM5	AM4	AM3	AM2	AM1	AM0		
0	0	0	0	0	0	...	2 Kbytes
0	0	0	0	0	1	...	4 Kbytes
0	0	0	0	1	1	...	8 Kbytes
0	0	0	1	1	1	...	16 Kbytes
0	0	1	1	1	1	...	32 Kbytes
0	1	1	1	1	1	...	64 Kbytes
1	1	1	1	1	1	...	128 Kbytes

The system that uses the address modify function is allowed to set the access area of the CEO and CE1 to 32, 64, 128, or 256 K bytes by the PLA. The largest numbered address of the CEO must be XFFFFH.

KOL

Address: F0H

Read/Write

Key Output Buffer: The data stored in this buffer is outputted as it is through KO port (This port is mainly for key strobe).

7	6	5	4	3	2	1	0
K07	K06	K05	K04	K03	K02	K01	K00

K00 to K07 ... These correspond respectively to Pins K00 to K07. A "high" signal is outputted when the bit is "1", and a "low" signal when "0".

KOH

Address: F1H

Read/Write

Key Output Buffer: The data stored in this buffer is outputted as it is through the KO port (This port is mainly for key strobe).

7	6	5	4	3	2	1	0
K015	K014	K013	K012	K011	K010	K09	K08

K08 to K015 .. These correspond respectively to Pins K08 to K015. A "high" signal is outputted when the bit is "1", and a "low" signal when "0".

KI Address: F2H Read only
Key Input Buffer: This buffer stores the information that shows the status of the KI port (mainly for key input).

7	6	5	4	3	2	1	0
KI7	KI6	KI5	KI4	KI3	KI2	KI1	KI0

KI0 to KI7 ... These correspond respectively to Pins KIO to KI7. Bit "1" is inputted when the level is "high", and bit "0" when "low".

EOL Address: F3H Read/Write
E Port Output Buffer: The data stored in this buffer is outputted as it is through the E port (general I/O port).

7	6	5	4	3	2	1	0
E07	E06	E05	E04	E03	E02	E01	E00

E0 to E7 These correspond respectively to Pins E0 to E7. A "high" signal is outputted when the bit is "1", and a "low" signal when "0".

EOH Address: F4H Read/Write
E Port Output Buffer: The data stored in this buffer is outputted as it is through the E port (general I/O port).

7	6	5	4	3	2	1	0
E015	E014	E013	E012	E011	E010	E09	E08

E08 to E15 ... These correspond respectively to Pins E8 to E15. A "high" signal is outputted when the bit is "1", and a "low" signal when "0".

EIL Address: F5H Read only

E Port Input Buffer: This buffer stores the information that shows the status of the E port (general I/O port).

7	6	5	4	3	2	1	0
EI7	EI6	EI5	EI4	EI3	EI2	EI1	EI0

EI0 to EI7 ... These correspond respectively to Pins E0 to E7. Bit "1" is inputted when the level is "high", and bit "0" when "low".

EIH Address: F6H Read only

E Port Input Buffer: This buffer stores the, information that shows the status of the E port (general I/O port).

7	6	5	4	3	2	1	0
EI15	EI14	EI13	EI12	EI11	EI10	EI9	EI8

EI8 to EI15 .. These correspond respectively to Pins E8 to E15. Bit "1" is inputted when the level is "high", and bit "0" when "low".

UCR Address: F7H Read/Write

UART Control Register: This register is used to set the status of the UART.

7	6	5	4	3	2	1	0
BOE	BR2	BR1	BR0	PA1	PA0	DL	ST

BOE Break Output Enable: While this bit is kept to "1", "0" is outputted through Pin TXD.

BR0 to BR2 ... Baud Rate Factor: By these bits, the baud rate is set.

BR2	BR1	BR0	BPS
0	0	0	... 0 (This resets the UART.)
0	0	1	... 300
0	1	0	... 600
0	1	1	... 1200
1	0	0	... 2400
1	0	1	... 4800
1	1	0	... 9600
1	1	1	... 19200

PA0 & PA1 Parity: This bits determine the parity.

PA1	PA0	PARITY
0	0	... EVEN
0	1	... ODD
1	X	... NO

DL Character Length: This bit determines the data length.

DL	bit
0	... 8
1	... 7

ST Stop Bit: This determines the stop bit length.

ST	bit
0	... 1
1	... 2

USR

Address: F8H \ Read only

UART Status Register: A register for checking the UART status.

7	6	5	4	3	2	1	0
		RXR	TXE	TXR	FE	OE	PE


RXR Receiver Ready: This bit assumes "1" when 1 character receiving is completed, and it becomes "0" when the data stored in the UART receive buffer (F9H) is transferred to a register (BA or other).

TXE Transmitter Empty: This bit is "0" while the transmitter of the UART is sending data. Otherwise, it is "1".

TXR Transmitter Ready: This bit becomes "0" when data is written in the UART transmit buffer (FAH), and it changes to "1" when that data is delivered to the UART transmitter.

- FE Framing Error: This bit becomes "0" if "1" is received just when the stop bit ought to arrive. Otherwise, it is set to "1". The value is updated by every completion of 1 character receiving.
- OE Overrun Error: This bit becomes "1" when the RXR is "1" at the time of completion of 1 character receiving (i.e. at the time of completing data receiving before the previously received data is read from the UART receive buffer). However, since the OE bit actually becomes "1" a little (i.e. about a half of the time required for 1-bit transfer) before completing 1 character receiving, read the UART status register (F8H) first and the UART receive buffer (F9H) in succession. The OE bit value is updated every time 1 character receiving is completed.
- PE Parity Error: This bit is set to "1" upon completion of 1 character receiving if the parity requirement is not met. The value is updated every time 1 character receiving is completed.

Supplement: Relation between data write in the UART transmit buffer (FAH) and TXE and TXR value transition



- T₁: TXR becomes "0" upon the first data write in the UART transmit buffer (FAH). TXE still remains "0" at this moment.
- T₂: After a lapse of time for a transfer of 1 or 2 bits, the data written is transferred to the transmitter which in turn starts transmission. At that moment, TXR becomes "1" and TXE "0". However, TXR might become "1" 1 state earlier or later than TXE becomes "0". For that reason, avoid checking TXR and TXE simultaneously.
- T₃: When the next data is written in the UART transmit buffer while the transmitter is sending the previous data, "0" is set to TXR and the system waits for the end of that data transmission.
- T₄: The moment the transmitter finishes transmitting the previous data, the next data written in the UART transmit buffer is transferred to the transmitter, which then starts to transmit the data without any delay. TXR becomes "1" again at that stage.
- T₅: If there is no more transmit data in the UART transmit buffer when the transmitter finishes the data transmission, TXE becomes "1".

RXD

Address: F9H

Read only

UART Receive Buffer: Upon completion of 1 character receiving, the data appears in this buffer. When the character length is 7 bits, the MSB is always zero.

TXD

Address: FAH

Write only

UART Transmit Buffer: The data written in this buffer is transferred to the UART transmitter when it becomes empty, and is automatically transmitted therefrom after

adjusted to the setting thereof. Data can be written in this buffer even during transmission of the previous data. Whether the previously written data has already been delivered to the transmitter or not yet can be checked by the TXR bit of the UART status register (F8H). If there is data already written in the transmit buffer when the transmission of the previous data is completed, that data is immediately transferred to the transmitter which in turn transmits the data without delay.

IMR

Address: FBH Read/Write

Interrupt Mask Register: By writing "0" in a bit of this register, the interrupt by the interrupt factor corresponding to that bit is inhibited. By setting "0" to the MSB, the interrupt by any of the interrupt factors is inhibited. If an interrupt is executed, the data in the interrupt mask register is stored in the system stack and the MSB becomes "0". When the PUSHU IMR command is executed, the data in this buffer is stored in the user stack and the MSB becomes "0".

7	6	5	4	3	2	1	0
IRM	EXM	RXRM	TXRM	ONKM	KEYM	STM	MTM

IRM Interrupt Mask: If "0" is set to this bit, the interrupt by any of the interrupt factors is inhibited.

If "0" is set to the bit (i.e. any of the bits shown below), the interrupt by the interrupt factor which corresponds to that bit is inhibited. For the meanings of the individual bits, see the descriptions given under "Interrupt Status Register (whose address is FCH)".

EXM External Interrupt Mask

RXRM Receiver Ready Interrupt Mask

TXRM Transmitter Ready Interrupt Mask

ONKM On Key Interrupt Mask
 KEYM Key Interrupt Mask
 STM SEC Timer Interrupt Mask
 MTM MSEC Timer Interrupt Mask

Note: If the AND command is executed on this register when masking any one of the interrupt factors is tried, the interrupt by the factor whose masking has been tried might be caused directly after the AND command execution since the CPU judges whether or not to interrupt the next command before it completes the AND operation. If such interrupt occurs, the CPU cannot determine which factor has caused the interrupt, though the interrupt routine checks the interrupt mask register. Since the factor is already masked. Therefore, it is necessary to let the interrupt routine return without doing anything in case it does not find any interrupt factor to be processed.

ISR

Address: FCH

Read/Write

Interrupt Status Register: When an interrupt is requested by an interrupt factor, the bit of the interrupt status register which corresponds to that interrupt factor is set to "1". Once "1" is set to the bit, the bit keeps "1" even after the interrupt request disappears unless the software writes "0" in that bit. When a bit of the interrupt status register becomes "1" while both the corresponding bit of the interrupt mask register (FBH) and the MSB are "1", the CPU executes the interrupt before executing the command to be fetched next.

7	6	5	4	3	2	1	0
	EXI	RXRI	TXRI	ONKI	KEYI	STI	MTI

- EXI External Interrupt: This bit becomes "1" when an interrupt request comes from an external pin.
- RXRI Receiver Ready Interrupt: This bit becomes "1" when the UART completes 1 character receiving.
- TXRI Transmitter Ready Interrupt: This bit becomes "1" when the UART transmit buffer (FAH) gets ready for receiving new data after it transfers the data it previously received to the transmitter.
- ONKI ON Key Interrupt: This bit becomes "1" when a "high" signal is inputted to the ON pin.
- KEYI Key Interrupt: This bit becomes "1" when a "high" signal is inputted to any one of the pins of KI (PLA programming can determine which KI pins are effective for this interrupt).
- ST1 SEC Timer Interrupt: This bit becomes "1" when an interrupt is requested by the SUB-CG timer.
- MTI MSEC Timer Interrupt: This bit becomes "1" when an interrupt is requested by the Main CG timer.

SCR

Address: FDH Read/Write

System Control Register: A register for controlling the system status.

7	6	5	4	3	2	1	0
ISE	BZ2	BZ1	BZ0	VDDC	STS	MTS	DISC

ISE IRQ Start Enable: By keeping this bit to "1", the external interrupt is allowed to release the CPU from the HALT/OFF state.

BZ0 to BZ2 ... CO/CI Control Factors: These bits control the state of Pins CO and CI.

BZ2	BZ1	BZ0	CO	CI
0	0	0	... low	0 (Disallows input.)
0	0	1	... high	0 (Disallows input.)
0	1	0	... 2KHZ	0 (Disallows input.)
0	1	1	... 4KHZ	0 (Disallows input.)
1	0	0	... low	0/1 (Allows input.)
1	0	1	... high	0/1 (Allows input.)
1	1	X	... CI	0/1 (Allows input.)

VDDC VDD Control: Controls the VDD level.

VDDC	VDD
0	... low (VCC)
1	... high (GND)

Note: The current hardware (SC62015B01) stops the sub-CG when "1" is set to the VDDC bit. The future hardware will be provided with a PLA for programming whether or not to involve the stop of the sub-CG. When to provide the PLA is, however, to be determined.

STS SEC Timer Select: This bit is used to make a selection between the 2 sub-CG timer working durations: "0" specifies the longer one and "1" the shorter. Since the change of the timer working duration means a change of divider connection, the dividing gets irregular at the instant of the change. For that reason, the change must take place just after the STI becomes "1" or just after the TCL command.


MTS MSEC Timer Select: This bit is used to make a selection between the 2 main CG timer operating durations: "0" specifies the shorter one and "1" the longer. For the same reason as the STS.

The change between them must occur just after the MTI becomes "1" or just after the TCL command.

DISC LCD Driver Control: This bit is used to control the signal level at the DIS pin. Generally, the LCD driver is turned on and off through this pin.

DISC	DIS	LCD DRIVER
0	... low	DISP OFF
1	... high	DISP ON

In addition, the LCD driver display counter is synchronized by raising the DIS signal from the "low" level to the "high". Since the common output signal of the CPU is not synchronized with the LCD segment output signal at the time of ACL, use the DIS signal to synchronize them in the following procedures:



Moreover, so program the DISC bit as to synchronize them when a key input is made and every 10 seconds.

LCC Address: FEH Read/Write

LCD Contrast Control: Used for LCD display contrast control. It also controls the key strobe disable function and the timer reset function.

7	6	5	4	3	2	1	0
LCC4	LCC3	LCC2	LCC1	LCC0	KSD	STCL	MTCL

LCC0 to LCC4 . LCD Contrast Control Factors: These are used to control the LCD display contrast (32 stages).

LCC4	LCC3	LCC2	LCC1	LCC0	LCD CONTRAST
0	0	0	0	0	... min.
0	0	0	0	1	
0	0	0	1	0	
		:			
1	1	1	1	1	... max.

KSD Key Strobe Disable: While this bit is "1", the signal level is "low" at all the KO pins. The key output buffers (i.e. KOL and KOH) can be used as in normal state.

STCL SEC Timer Clear: Executing the TCL command with this bit set to "1" resets the sub-CG timer.

MTCL MSEC Timer Clear: When the TCL command is executed with this bit set to "1", the main CG timer is reset.

SSR Address: FFH Read only

System Status Register: A register that is used to check the status of the system.

7	6	5	4	3	2	1	0
				ONK	RSF	CI	TEST

ONK ON Key: This bit is "0" when the signal level is "low" at the ON pin, and "1" when "high".

RSF Reset Start Flage: This bit becomes "0" when the level of the signal inputted to the RESET pin is "high", and "1" when the HALT/OFF function is put in action.

CI CMT Input: This bit is "0" when the CI pin is at the "low" signal level, and "1" when at the "high" level.


TEST Test Input: This bit is "0" when the TEST pin is at the "low" signal level, and "1" when at the "high" level.

the interruption, i.e. when an interrupt occurs, the 3-byte data stored in the interrupt vector is read into the program counter and program execution restarts therefrom.

Reset vector

Address: FFFFDH to FFFFFH

The reset vector specifies the destination to which control jumps after resetting, i.e. when resetting is performed, the 3-byte data in the reset vector is read into the program counter and program execution starts therefrom.



ALU

The ALU has arithmetic and logical operation functions, such as 8-bit parallel addition and subtraction, decimal adjustment, ORing, ANDing, exclusive ORing, and processing functions, such as bit shift, bit rotate, digit shift. The carry flag (C) and the zero flag (Z) change according to the results of those processings. The conditional branching command determines where to go according to the flags C and Z.

I/O

K00 to K015 Key strobe output ports

These are ports for output only and are mainly used for key strobe, when "1" is written to a bit of the key output buffer (FCH and FLH on the internal memory), a "high" level signal is outputted through the port that corresponds to that bit. When "0" is written, a "low" level signal is outputted.

The "low" level output resistance of the K0 port is quite high, i.e. 100 k Ω typ. (5 k Ω max. for the "high" level output). The reason is to prevent the ground and the VGG from short-circuited in case the key is depressed more than once. The port can be used as a normal port by lowering the "low" level output resistance down to 5 k Ω max. by PLA setting change.

In addition, when "1" is set to the KSD (bit 2 of FEH on the internal memory) of the LCD contrast control, a "low" level signal is outputted with the output resistance of 5 k Ω max. in disregard of what data the key output buffer contains. Whether or not the individual bits are effective for this function is selectable by the PLA.

KI0 to KI7 Key input ports

These are ports for input only and are mainly used for key reading. When a "high" level signal is inputted to a KI port, "1" is set to the corresponding bit of the key input buffer (F2H on the internal memory). When a "low" level signal is inputted, "0" is set.

These ports can each be set by the PLA for whether or not to have a pull-down resistor of 125 k Ω typ. for each bit.

In addition, by inputting a "high" level signal to a KI port, "1" is set to the interrupt status register KEYI bit (bit 2 on FCH of the internal memory) so that the CPU is released from the HALT or OFF state if it is in that state. The individual KI ports can each be set by the PLA for whether or not the port is provided with the function.

ON ON key input port

This is a port for input only and is mainly used for key reading. While the port is at the "high" level, the ONK (bit 3 of F2H on the internal memory) of the system status register keeps "1". While it is at the "low" level, the ONK keeps "0".

The port is provided with a pull-down resistor of 125 k Ω typ.

When a "high" level signal is inputted to the CN port, the ONKI (bit 3 of FCH on the internal memory) of the interrupt status register becomes "1" so that the CPU is released from the HALT/OFF state if it is in that state.

IRQ Interrupt request

This pin receives an interrupt request from the outside. When "1" (active-high/active-low pull-up/pull-down is selectable by the PLA) is inputted to this pin. The interrupt control register's ISE bit (bit 6 of FCH on the internal memory) becomes "1".

When the system control register ISE bit (bit 7 of FDH on the internal memory) is "1", the CPU is released from the HALT or OFF state if it is in that state.

E0 to E15 General-purpose I/O ports

These general-purpose I/O ports may each be used as an input-only or output-only port by changing the PLA setting.

When "1" is written to a bit of the E port output buffer (F3H and F4H on the internal memory), a "high" level signal is outputted from the port which corresponds to that bit. When "0" is written, a "low" level signal is outputted. When a "high" level signal is inputted to an E port, the bit of the E port input buffer (F5H and F6H on the internal memory) corresponding to that port becomes "1". When a "low" level signal is inputted, it becomes "0".

If the E port is used as an input-only port, the corresponding bit of the E port output buffer is a don't-care bit. Whether or not to provide a pull-down resistor is selectable by the PLA.

If the E port is used as an output-only port, it can be used as an P-ch/N-ch open drain output port by changing the PLA setting.

If the E port is used as an I/O port, so set the PLA as to make the "low" level output resistance be high, i.e., 125 k Ω typ. (1 k Ω max. for the "high" level output) so that a "low" level signal output pulls down the input port to allow an input to the port though a "high" level signal output does not allow an input to the port (i.e. a "high" level signal must not be outputted while an output is made by the other side). Note therefore that in that case, the "low" level output resistance is so high as to decrease the speed of response.

CI/CO CMT I/O port

The CI port is a pin for CMT input only and has a built-in zero-cross-detector. Writing "1" to the B22 (bit 6 of FDH on the internal memory) of the system control register makes the CI port ready for receive an input. The status of the pin is shown by the system status register CI bit (bit 2 of FFH on the internal memory). Since the zero-cross-detector consumes the current of several-hundred μ A when it is in action, set the CI port so that it becomes ready for receiving an input only when necessary. The CI port can be used as an ordinary input port by changing the PLA setting.

The CO port is a port for CMT output only, and is controlled by the B20 to B22 bits (bits 4 to 6 of FDH on the internal memory) of the system control register. The output is selectable among 2 kHz, 4 kHz, low, high, and CI. The output buffer is an ordinary C-MOS output buffer.

RXD/TXD UART I/O pin

The RXD is a pin for input to the UART only, and the TXD is a pin for output to the UART only.

The UART control register (F7H on the internal memory) controls the UART status, and the UART status register (F8H on the internal memory) checks the UART status. Data inputted to the UART through the RXD pin appears in the UART receive buffer, and data written in the UART transmit buffer is outputted through the TXD pin.

For each of these pins, whether active-high or active-low is selectable by changing the PLA setting. For the RXD pin, pull-up/pull-down is selectable by changing the PLA setting.

Control Signals

External memory control signals

MRQ Memory request

An external memory access request signal. Normally active-low.

RD Memory read

An external memory read request signal. Normally active-low.

WR Memory write

An external memory write request signal. Normally active-low.

SH-26/LH-5073A1 control signals

ϕ A Address latch clock

A clock used for causing the LCD driver to latch the signal on the DI0 as an address. Normally active-low.

HA Display clock

This provides the LCD driver with a display clock.

DIS Display on/off control and synchronization

The LCD driver is in "display ON mode" when the DIS is at "high" level, and in "display OFF mode" when at "low" level. The signal level of this pin is controlled by the value which the system control register DISC bit (bit 0 of FDH on the internal memory) has. When the signal at the DIS pin goes "high" from the "low" level, the CPU common output signal and the CLD driver segment output signal are both synchronized. For details, see "System Control Register" under "Internal Memory Space".

ICE Control Signals

When the external memory is accessed, the following data is placed on the DIO by the 04 clock (See Timing Chart) for the ICE:

IC	D7	Indicates the state where an interrupt starts.
OP	D6	Indicates the OP-code fetch state.
WR	D5	Indicates the write state
A19 to A15	D4 to D0	Address signal

Details for the ICE control signals are omitted.

promsoft.com

System Control

HALT System halt

Executing the HALT command causes the CPU to stop the main clock so that the system is brought to a halt though the sub-clock continues operating. For the data retained during the halt of the system, see the table provided below. The system is released from the halt state when any one of the following events occurs:

1. "High" level signal input to the CN pin.
2. "High" level signal input to any of the pins K0 to K7 (pin selection is allowed by the PLA).
3. The interrupt status register ST1 bit (bit 1 of FCH on the internal memory) becomes "1" when the sub-CG time expires.
4. Logical "1" is inputted to the IRQ terminal (Selectable by the PLA) while the system control register ISE bit (bit 7 of FDH on the internal memory) is "1".
5. "High" level signal input to the RESET pin.

If the system is released by any one of the events 1 to 4 above, the CPU restarts execution from the command written next to the HALT command. The time required from the event occurrence to the execution restart is several milliseconds (depending on the PLA). If the system is released by the event 5, the CPU resets the system.

If any of the events 1 to 4 has already occurred prior to an execution of the HALT command, the system is not halted but the CPU performs the NOP action by 2 states and resumes execution of the next written commands.

OFF System stop

Executing the OFF command causes the CPU to stop both the main clock and the sub-clock so that the system stops operating. For the data retained while the system keeps stopped, see the table provided below. The system is released from the OFF state when any one of the following events occurs:

1. "High" level signal input to the ON terminal.
2. "High" level signal input to any of the pins K0 to K7 (Pin selection is allowed by the PLA).
3. Logical "1" is inputted to the IRQ pin while the system control register ISE bit (bit 7 of FDH on the internal memory) is "1" (Selectable by the PLA).
4. "High" level signal input to the RESET pin.

If the system is released from the OFF state by any one of the events 1 to 3, the CPU restarts execution from the command written next to the OFF command. The time required from the occurrence of the event to the command execution restart is several milliseconds (depending on the PLA). If it is released by the event 4, the CPU resets the system.

If any of the events 1 to 3 has already occurred when the OFF command is executed or if the interrupt status register STI bit (bit 1 of FCH of the internal memory) is already "1", the system does not get into the OFF state but the CPU performs the NOP action by 2 stages and resumes execution of the commands written next to the OFF command.

RESET System initialization and restart

Inputting a "high" level signal to the RESET pin initializes the system and then restarts it. For the data initialized/retained by the system initialization, see the table below. The system is automatically restarted after executing the RESET command. The RESET command fetches the reset vector (FFFFDH to FFFFFH on the external memory) and transfers it to the program counter PC. The system is resettable even when in the HALT/OFF state.

TEST Test mode

When a "high" level signal is inputted to the TEST pin, the CPU is put in hardware test mode. There are the following modes available according to the statuses of the RESET pin and ON pin:

TEST	RESET	ON	Mode	Description
0	0	X	Normal mode	Normal execution mode.
0	1	X	Reset mode	Resets the system.
1	0	0	Timer check mode	Shortens the timer setting.
1	0	1	Timer sync. mode	Synchronizes the clock.
1	1	X	F-ROM dump mode	Output the currently executed data in the F-ROM to the A0 to A16 and CE0 to CE4 (Partly changed by the PLE).

The test modes above are all for hardware checking. The TEST pin requires to be normally connected to the VGG.

Detailed descriptions on the individual test modes are omitted.

System Initialization and Data Retainment for HALT/OFF/RESET

	HALT	OFF	RESET
Registers	All retained.	All retained.	The PC read the reset vector. Others than the PC are all retained.
Flag (C/Z)	Undefined.	Undefined.	Retained.
Internal memory	<p>USR (F8H) bits 0 to 2/5 are reset (to "0").</p> <p>SSR (FFH) bit 2 and USR (F8H) bits 3 and 4 are set (to "1").</p> <p>Others than the above are all retained.</p>	<p>USR (F8H) bits 0 to 2/5 are reset (to "0").</p> <p>SSR (FFH) bit 2 and USR (F8H) bits 3 and 4 are set (to "1").</p> <p>Others than the above are all retained.</p>	<p>ACM (FEH) bit 7, UCR (F7H), USR (F8H) bits 0 to 2/5, IMR (FCH), SCR (FDH), and SSR (FFH) bit 2 are all reset (to "0").</p> <p>USR (F8H) bits 3 and 4 are set (to "1").</p> <p>Others than the above are all retained.</p>

UART

The UART converts parallel data into serial data and sends the converted data through the TDX pin. It also receives serial data from the RDX pin and converts the received data into parallel data.

The UART is controlled through the UART control register (F7H of the internal memory). The function that can be set are as follows:

BAUD RATE	300/600/1200/2400/4800/9600/19200 bps
PARITY	EVEN/ODD/NO
CHARACTER LENGTH	8/7
STOP BITS	1/2
BREAK OUT	ON/OFF

(For details of the setting procedures, see "UCR" under "Internal Memory".)

The UART status is checked through the UART status register (F8H of the internal memory).

Receive buffer status	Receiver ready
Transmit buffer status	Transmitter empty/Transmitter ready
Receive data error check	Framing error/Overrun error/Parity error

(For detailed checking items, see "USR" under "Internal Memory".)

The receive buffer means the UART transmit buffer whose address is F9H on the internal memory, and the transmit buffer means the UART transmit buffer whose address is FAH on the internal memory.

The UART starts to operate when the baud rate factors BR0 to 2 are set to other than "000". Setting the BR0 to 2 to "000" puts the UART out of operation and resets the inside of the UART.

The UART clock originates from the main CG and does not therefore work while the system is in HALT/OFF state.

When "1" is set to the Receiver Ready bit and the Transmitter Ready bit, the Receiver Ready Interrupt or Transmitter Ready Interrupt bit of the interrupt status register (whose address is FCH on the internal memory) becomes 1 so that an interrupt is requested (depending on the PLA).

Interrupt

The ESR-L has the following interrupt factors:

External interrupt	Interrupt requested from the IRO pin
Receiver ready interrupt	Interrupt caused by completion of 1 character receiving by the UART.
Transmitter ready interrupt	Interrupt caused by completion of 1 character transmission by the UART.
ON key interrupt	Interrupt caused by inputting a "high" level signal to the ON pin.
Key interrupt	Interrupt caused by inputting a "high" level signal to the KI pin.
SEC timer interrupt	Interrupt requested by the sub-CG timer.
MSEC timer interrupt	Interrupt requested by the main CG timer.

If any one of the factors above causes an interrupt request, the bit of the interrupt status register (FCH on the internal memory) that corresponds to that interrupt factor becomes "1". If, at the same time, the bit of the interrupt mask register (FBH on the internal memory) that corresponds to the said bit and the MSB are both "1", the interrupt requested occurs.

The interrupt procedures are such that (1) The 5-byte data in the program counter PCL, PCH, PS, flag F (C: bit 0 Z: bit 1 0: bits 2 to 7), and interrupt mask register is pushed to the system stack in the order as mentioned, (2) The interrupt mask register IRM bit (bit 7) is set to "1",

and (3) the data of the interrupt vector (FFFFAH to FFFFFH on the external memory) is read into the program counter.

Control return from the interrupt routine is achieved by the RETI command. The RETI command PCPS the 5-byte data previously pushed to the system stacks and returns the data to the original registers.

While executing commands, the CPU reads the operation code of the command to be executed next in one of the states where commands are executed (for most cases, in the state where the last command is executed) and judges whether to execute the command or to operate an interrupt. If there is an interrupt request already existing, the CPU performs that interrupt after the currently executed command.

The CPU allows an interrupt even directly after executing the RETI command. Therefore, if there are more than one interrupt request in succession, main routine execution may completely stops.

Note: If a command to change the data in the interrupt mask register is executed, an interrupt occurring directly after the execution of that command is judged according to the interrupt mask information which the register had till the command execution. Accordingly, if a command is executed to mask a certain interrupt factor, an interrupt by that factor may occur immediately after the execution of the command. In such a case, which factor has caused the interrupt cannot be determined in the interrupt routine. Hence, it is necessary program the interrupt routine to let itself return without doing anything if there are not any factors whose interrupt status register bit and interrupt mask register bit are both "1".

Liquid Crystal Display

The liquid crystal display is provided with a built-in bleeder resistor that generates LCD supply voltage and a built-in display contrast regulating volume so that it is capable of generating 1/16-duty, 1/5-bias LCD supply voltage (VA, VM, VB, and VDISP) and display common signals (H1 to H7 and H9 to H15 Note that not all the 16 pins are used for output).

Therefore, the liquid crystal display system is constructible by simply connecting the SH-26 or LH-5073A1. (The SH-26 is HITACHI make and the CH-5073A1 is an LCD segment driver of TENRI make). The SH-26 and the LH-5073A1 are controlled by the HA, DIS, and ϕA signals. For details, see "Control Signals".

The liquid crystal display contrast is controlled by the LCD contrast control register. For details, see "LCC" under "Internal Memory".

Notes: The common signals H1 to H7 and H9 to H15 makes a PLA with other I/O ports, etc. For that reason, peripheral system construction is subjected to various restrictions if the common signals are used. For details, see "Pin List".

In addition, think of using HITACHI's general-purpose LCD driver HD-61202/3 depending on peripheral system construction conditions or for a model that has a large display screen.

Pin List

Nos.	Name	Function	When halted	When off	When reset
1	X1	Main clock oscillation output	VGG	VGG	Oscillation
2	X2	Main clock oscillation input			
3	X3	Sub-clock oscillation output	Oscillation	GND/oscillation	Oscillation
4	X4	Sub-clock oscillation input			
5	VDD	Display power	VGG	GND	VGG
6	GND	System power			
7	RESET	System reset input			
8	VGG	System power (-5.0 V)			
9	TEST	Test input			
10	CI	CMT input			
11	CO	CMT output	Software control	Software control	
12	ON	ON input			
13	WR	Memory control write output	Non-active	Non-active	Non-active
14	MRQ	Memory request output	Non-active	Non-active	Non-active
15 to 22	KI0 to KI7	Key input			
23 to 30	DIO0 to DIO7	Data bus input/output	Pull-up	Pull-up	Pull-up
31 to 49	A0 to A18	Address bus output	VGG	VGG	VGG
46 to 49, 54 to 65	H1 to H7, H9 to H15	LCD common signal output	Common signal	GND	Common signal
50	VDISP	Display power	VDISP	GND	VDISP
51 to 53	VA, VM, VB	Display power	VA, VM, VB, waves	GND	VA, VM, VB waves
52	φD	Sub-clock waveform output	Oscillation	GND/VGG/oscillation	Oscillation
53 to 58, 73 to 82	KO0 to KO15	Key output	Status retainment	Status retainment	Status retainment

os.	Name	Function	When halted	When off	When reset
	IRQ	Interrupt request input			
	φOUT	Main clock waveform output	VGG	VGG	Oscillation
to	CE0 to CE7	Chip enable output	Non-active	Non-active	Non-active
	φA	Address latch clock output	Non-active	Non-active	Non-active
	DIS	LCD driver control signal output	Software control	Software control	VGG
	HA	Display synchronizing signal output	Synchronizing signal	Undefined	Synchronizing signal
	RD	Memory control read output	Non-active	Non-active	Non-active
	RXD	UART input			
	TXD	UART output	Software control	Software control	Pull-up/pull-down
to 0	E0 to E15	General input/output	Status retainment	Status retainment	Status retainment

ESR-L Command Settings and Operations

The explanations are given below first on the addressing modes of ESR-L and later on the operation of each command. Refer to the separate "ESR-L Command Table" for details of assembler codes and execution state numbers in each command.

Addressing Mode

A. Immediate value

```
mv a,34h
```

Data itself is expressed by immediate value. Depending on the length at the destination, 1 to 3 bytes length is available.

B. Internal memory

1. Direct

```
mv a,(5ah)
```

Address in the internal memory space is specified directly. As the internal memory has 256 bytes area, the address is designated by the unit of 1 byte.

2. BP indexed

```
mv a,(bp+5ah)
```

The value, which is obtained by adding or subtracting 1 byte immediate value to or from BP pointer content, specifies the address in the internal memory space.

3. PX/PY indexed

```
mv a,(px+23h)
mv (bp),(py+5ah)
```

The value, which is obtained by adding or subtracting 1 byte immediate value to or from PX/PY pointer content, specifies the address in the internal memory space.

4. BP indexed with PX/PY offset

mv a, (bp+px) The value, which is obtained by
 mv (23h), (bp+py) adding PX or PY content to BP
 pointer, specifies the address in
 the internal memory space.

Caution) PX pointer is used only when the pointer is directed to the second operand under the internal memory addressing command in both first and second operands. In all other cases, PX pointer should be used.

C. External memory

1. Direct

mv a, [89ab3h] Address in the external memory
 space is specified directly. As
 the external memory has 1 Mbyte
 storage, the address is
 designated by the unit of
 3 bytes. In this case, the first
 4 bits are "DON'T CARE".

2. Register indexed

mv a, [x] Address in the external memory is
 specified by the register
 content. Automatic addition or
 subtraction of the register can
 also be made.

mv a, [x++] After data transmission, the
 register is incremented.


mv a, [--x] Data is transmitted after the
 register is decremented.
 When the destination of data is
 either 2 bytes or 3 bytes,
 addition or subtraction is made
 for the same length of the data.

3. Internal memory indexed

```
mv a, [(7bh)]
```

The address in the external memory is specified by the successive 3 bytes data starting from the specified address in the internal memory. In this case, the smaller-number address in the internal memory denotes the low-order address in the external memory, while the larger-number address in the internal memory denotes the high-order address in the external memory. The first 4 bits are "DON'T CARE".

In the above example of 'mv a, [(7bh)],



The address in the external memory is specified by the data 089ab3h contained in 7bh - 7dh in the internal memory. The data of that address thus obtained, 5ah, is transmitted to accumulator.

4. Register indexed with offset

```
mv a, [x+23h]
```

Address in the external memory is specified by the value obtained by adding 1 byte data expressed in immediate value to the register content.

The offset value range is +255.

5. Internal memory indexed with offset

`mv a, [(7bh)+23h]` Address in the external memory is specified by the value obtained by adding 1 byte data expressed in immediate value to the successive 3 bytes data of the specified address in the internal memory.

The offset value range is ± 255 .

In the example of 'mv a, [(7bh)] +23h',

Internal memory		External memory	
adr.	data	adr.	data
7ah			
7bh	b3h	89ad5h	
7ch	9ah	89ad6h	88h
7dh	08h	89ad7h	

The address in the external memory, 089ad6h, is specified by adding offset value 23h to the data 089ab3h contained in 7bh - 7dh in the internal memory. The content of the address thus specified, 88h, is transmitted to accumulator.

1 Byte Data Transmission Command

1. mv register,source Data transmission to register
 1 byte data is transmitted from the source to register A or register IL. When the data is transmitted to register A, the content of register B is unchanged. When the data is transmitted to register IL, the first 8 bits of register I become "0".

Source	Immediate value	Internal memory	External memory	Register
	o	o	o	

Note) 'mv a,il' or 'mv il,a' is prohibited.

2. mv (*),source Data transmission in internal memory
 1 byte data is transmitted from the source to the internal memory. Any addressing mode of the internal memory is enabled for (*).

Source	Immediate value	Internal memory	External memory	Register
	o	o	o	A IL

3. mv [*],source Data transmission to external memory
 1 byte data is transmitted from the source to the external memory. Any addressing mode of the external memory is enabled for [*].

Source	Immediate value	Internal memory	External memory	Register
		o		A IL

4. mv b,a Data transmission between register A and register B
 mv a,b
 1 byte data is transmitted from register A to register B, or vice versa.

Bytes Data Transmission Command

mv register,source Data transmission to register
2 bytes data is transmitted from the source to register
BA or register I.

When the data (including immediate value) is transmitted
from the memory to the register, the smaller-number address
data in the memory is sent to the low-order address of
the register while the larger-number address data in the
memory to the high-order address of the register.

Source	Immediate value	Internal memory	External memory	Register
	o	o	o	BA I

Supplement) Like 'mv ba,x', 20 bits register can be
used as the source.

In this case, only 16 bits data in the
low-order address of the source register are
transmitted to the destination register,
with the first 4 bits data being neglected.

mw (*) ,source Data transmission to internal
mv (*) ,source memory

2 bytes data is transmitted from the source to the
internal memory. The destination is the address
specified by (*) and the adjacent address of larger
number.

Any addressing mode of the internal memory is enabled for
(*).

When the data is transmitted from the register to the
memory, low-order address data of the register is sent
to the smaller-number address in the memory while high-
order address data of the register to the larger-number
address in the memory.

When the data is transmitted inside of the memory, the
smaller-number address data of the source is sent to the
smaller-number address of the destination, and the larger-
number address data of the source to the larger-number
address of the destination.

Source	Immediate value	Internal memory	External memory	Register
	o	o	o	BA I

Note) When the data source is memory (including immediate value), mnemonic is 'mvw' to indicate 2 bytes data transmission.

When the source is register, mnemonic is 'mv'.

3. mvw [*],source Data transmission to external
mv [*],source memory

2 bytes data is transmitted from the source to the external memory. The destination is the address specified by [*] and the adjacent address of larger number.

Any addressing mode of the external memory is enabled for [*].

When the data is transmitted from the register to the memory, low-order address data of the register is sent to the smaller-number address in the memory while high-order address data of the register to the larger-number address in the memory.

When the data is transmitted inside of the memory, the smaller-number address data of the source is sent to the smaller-number address in the destination, and the larger-number address data of the source to the larger-number address in the memory.

Source	Immediate value	Internal memory	External memory	Register
		o		BA I

Note) When the data source is memory (including immediate value), mnemonic is 'mvw' to indicate 2 bytes data transmission. When the source is register, mnemonic is 'mv'.

3 Bytes Data Transmission Command

1. `mv register,source` Data transmission to register
3 bytes data is transmitted from the source to any of the registers X, Y, U or S.

When the data is transmitted from the memory to the register (including immediate value), the smaller-number address data in the memory is sent to the low-order address of the register, while the larger-number address data in the memory to the high-order address of the register.

Source	Immediate value	Internal memory	External memory	Register
	o	c	o *1	X Y U S

- *1) When the destination is register S, only direct addressing is enabled for the external memory addressing.

Supplement 1) Like '`mv x,ba`', 16 bits register can be used as the source. In this case, the first 4 bits of the destination register become "0".

Supplement 2) Like '`mv x,x`', the data can be transmitted to the register which is used to specify the address.

2. `mvp (*),source` Data transmission to internal
`mv (*),source` memory

3 bytes data is transmitted from the source to the internal memory. The destination is the address specified by (*) and the two adjacent addresses of larger number. Any addressing mode of the internal memory is enabled for (*). When the data is transmitted from the register to the memory, low-order address data of the register is sent to the smaller-number address in the memory, and high-order address data of the register to the larger-number address in the memory. When the data is transmitted inside of the memory, the smaller-number

address data of the source is sent to the smaller-number address of the destination, and the larger-number address data to the larger-number address.

Source	Immediate value	Internal memory	External memory	Register
	o	o	o	X Y U S

Note) When the data source is memory (including immediate value), mnemonic is 'mvp' to indicate 3 bytes data transmission. When the source is register, mnemonic is 'mv'.

3. mvp [*],source Data transmission to external
 mv [*],source memory

3 bytes data is transmitted from the source to the external memory. The destination is the address specified by [*] and the two adjacent addresses of larger number. Any addressing mode of the external memory is enabled for [*]. When the data is transmitted from the register to the memory, low-order address data of the register is sent to the smaller-number address in the memory, and high-order address data to the larger-number address. When the data is transmitted inside of the memory, the smaller-number address data of the source is sent to the smaller-number address of the destination, and the larger-number address data to the larger-number address.

Source	Immediate value	Internal memory	External memory	Register
			o	X Y U S *2

Note) When the data source is memory (including immediate value), mnemonic is 'mvp' to indicate 3 bytes data transmission. When the source is register, mnemonic is 'mv'.

- *2) When the source is register S, only direct addressing is enabled for the addressing mode of the destination.

Block Data Transmission Command

When the block data transmission command is executed, the data corresponding to the number of bytes contained in register I is transmitted from memory to memory. From the source to the destination, the data is transmitted starting from the specified address and then by incrementing the address on each side. When every 1 byte is transmitted, register I address is decremented until it becomes "0". When addressing mode is [--reg.] at either source or destination, special process is followed which should be noted.

- Note 1) After completion of block transmission command, the content of register I becomes "0". When the block transmission command is executed with register I being "0", 65536 bytes data is transmitted.
- Note 2) While one command is being executed in ESR-L, no interrupt operation can be performed. Therefore, due attention should be paid to interruption interval when transmitting voluminous data by giving block transmission command.
- Note 3) The block transmission command, which transmits data inside of the internal memory, includes 'mvl (*),(*)' and 'mvld (*),(*)'. Either of these needs to be selected depending on the direction of data transmission. (The details will be described below.)

1. mvl (*),source Data transmission to internal memory

The data corresponding to the number of bytes contained in register I is transmitted from the source to the internal memory. Any addressing mode of the internal memory is enabled for (*).

Only when the addressing mode of the source is [--reg.], the transmission is repeated until register I becomes "0" by decrementing the source side address starting from smaller side adjacent address of the specified one, and at the same time by incrementing the destination side address starting from the specified one.

In case of the operation like;

```
mv x,88ab3h
```

```
mv il,3
```

```
mvl (23h),[--x]
```

the data transmission will be done as shown in the right.

adr.	data	adr.	data
21h	12h	88ab0h	12h
22h	34h	88ab1h	34h
23h	56h	88ab2h	56h
		88ab3h	

After completion,

x will be 38ab0h.

Note that the destination side is not pre-decrement.

Source	Immediate value	Internal memory	External memory	Register
		o	o *1	

1) OPE-CODO which corresponds to 'mvl (),[reg.]' does not exist. In this case use 'mvl (*), [reg.+0].'

2. mvl [*],source Data transmission to external memory

The data corresponding to the number of bytes contained in register I is transmitted from the source to the external memory. Any addressing mode of the internal memory is enabled for [*].

Only when the addressing mode of the destination is [--reg.], the transmission is repeated until register I becomes "0", by incrementing the source side address starting from the specified one, and at the same time by decrementing the destination side address starting from smaller side adjacent address of the specified one.

Source	Immediate value	Internal memory	External memory	Register
		o		

*2) OPE-CODE which corresponds to 'mvl [reg.],source' does not exist. In this case 'mvl [reg.+0],source'.

3. mvl ($*$), ($*$) Data transmission inside of internal memory

In 'mvl ($*$), ($*$)', the data is transmitted while incrementing the address at both source and destination sides.

As an example, take the case that 3 bytes data out of 5 bytes need to be transmitted to the larger-number address. After the first data has been transmitted, the fourth byte data which is not yet transmitted will be destroyed. To avoid this, therefore, the data should be transmitted by starting from the larger-number address and then decrementing one by one. In 'mvl ($*$), ($*$)', the data is transmitted by starting from the specified address in both source and destination, and then decrementing the address. The number of bytes to be transmitted is the whole content of the register I. Any addressing mode of the internal memory is enabled for ($*$).

Exchange Command

1. ex a,b Data exchange between register A and register B

The contents of register A and register B are exchanged with each other.

2. ex register,register Data exchange between registers
Data is exchanged between the registers. Basically, the first operand and the second operand should be both 16 bits register or both 20 bits register. When the

registers of different capacity are used as source and destination, the cases like following will occur. When 'mv ba,x' command is executed, low-order side 16 bits data of register X is transmitted to register BA, with the first 4 bits data being missed. At the same time, 16 bits data of register BA is transmitted to register X, with the first 4 bits of register X becoming "0".

- | | | | |
|----|-----|----------|--|
| 3. | ex | (*), (*) | Data exchange between internal memories (1 byte) |
| | exw | (*), (*) | Data exchange between internal memories (2 bytes) |
| | exp | (*), (*) | Data exchange between internal memories (3 bytes) |
| | exl | (*), (*) | Data exchange between internal memories (n byte: Block exchange) |

Data is exchanged between the internal memories. Depending on the number of data to be exchanged, mnemonic should be used separately as shown above. When the data of 2 bytes or more is exchanged, the data in the address larger than the specified address is exchanged for the specified number of bytes in both first and second operands. Attention should be paid to avoid overlapping of the data specified by the first operand and the data specified by the second operand. Any addressing mode of the internal memory is enabled for (*).

Note 1) After completion of the block exchange command, the content of register I becomes "0". When the block exchange command is executed with register I being "0", 65536 (64K) bytes data is exchanged.

Note 2) While one command is being executed in ESR-L, no interrupt operation can be performed. Therefore, due attention should be paid to interruption interval when exchanging voluminous data by giving exchange command.

Dyadic Operation No.1 (Add/Subtract Command)

When the add/subtract command is executed, the source data is added to or subtracted from the destination data, and the result is stored in the destination. Addition and subtraction have both binary operation and decimal operation.

When the carry occurs as a result of operation, C (Carry) FLAG becomes "1". Otherwise it becomes "0". When the operation result is "0", Z (Zero) FLAG becomes "1". Otherwise it becomes "0". When the consecutive operation command (adcl, sbcl, dadl, dsbl) is executed, Z FLAG becomes "1" only when all digits of the operation result are "0". Otherwise Z FLAG becomes "0".

1. add a,source Addition to accumulator
 sub a,source Subtraction from accumulator

The source data is added to or subtracted from accumulator data.

Source	Immediate value	Internal memory	External memory	Register
	o	o		A IL

2. adc a,source Addition to accumulator
 sbc a,source Subtraction from accumulator

The source data and C FLAG data are added to or subtracted from accumulator data.

Source	Immediate value	Internal memory	External memory	Register
	o	o		

3. add register,register Addition between registers
 sub register,register Subtraction between registers

The source register data is added to or subtracted from the destination register data. Though any of the registers A, IL, BA, I, X, Y, U and S can be used, the destination register should be same as or larger than

The source internal memory data is consecutively added to or subtracted from the destination internal memory data. Starting from the address specified by (*), the operation is made by incrementing the address in case of binary operation and by decrementing the address in case of decimal operation at each of destination and source. In every 1 byte operation, register I is decremented until it becomes "0". At the first byte, only the destination data and the source data are added or subtracted. From the second byte onward, C FLAG data which is the result of former operation is also added or subtracted together.

Any addressing mode of the internal memory is enabled for (*).

- | | | | |
|----|------|-------|--|
| 7. | adcl | (*),a | Consecutive addition of register A to internal memory |
| | sbcl | (*),a | Consecutive subtraction of register A from internal memory |
| | dadl | (*),a | Consecutive addition of register A to internal memory (Decimal) |
| | dsbl | (*),a | Consecutive subtraction of register A from internal memory (Decimal) |

The register A data is consecutively added to or subtracted from the internal memory data. The register A data is added to or subtracted from the data in the address specified by (*). "0" is added to or subtracted from the internal memory data while incrementing the address in case of binary operation and decrementing the address in case of decimal operation. In every one byte operation, register I is decremented until it becomes "0". At the first byte, the register A data is added to or subtracted from the internal memory data. From the second byte onward, only C FLAG which is the result of former operation is added or subtracted.

Any addressing mode of the internal memory is enabled for (*).

Dyadic Operation No.2 (Logical Operation Command)

When the logical operation command is executed, destination data and source data are put to logical operation and the result is stored in the destination.

When the operation result is "0", Z (Zero) FLAG becomes "1". Otherwise it becomes "0". C (Carry) FLAG content is kept unchanged.

1. and a,source AND to accumulator
- or a,source OR to accumulator
- xor a,source Exclusive OR to accumulator

The accumulator data and the source data are put to logical operation.

Source	Immediate value	Internal memory	External memory	Register
	o	o		

2. and (*),source AND to internal memory
- or (*),source OR to internal memory
- xor (*),source Exclusive OR to internal memory

The internal memory data and the source data are put to logical operation.

Any addressing mode of the internal memory is enabled for (*).

Source	Immediate value	Internal memory	External memory	Register
	o	o		A

3. and [*],source AND to external memory
- or [*],source OR to external memory
- xor [*],source Exclusive OR to external memory

The external memory data and the source data are put to logical operation.

Among the addressing modes of the external memory, only direct addressing is enabled for [*].

Source	Immediate value	Internal memory	External memory	Register
	o			

Dyadic Operation No.3 (Pointer Add Command)

Data is added to the internal memory without changing C/Z FLAGS.

The command is used primarily to make relative change of the contents of pointers BP, PX, PY, etc.

pmdf (*),source Addition to internal memory
 The source data is added to the internal memory data.
 During the operation, C/Z FLAGS are kept unchanged.
 Any addressing mode of the internal memory is enabled for (*).

Source	Immediate value	Internal memory	External memory	Register
	o			A

Dyadic Operation No.4 (Compare Command)

When the compare command is executed, the source data is subtracted from the destination data, and according to its result C/Z (Carry/Zero) FLAGS are changed. When the carry occurs as a result of the operation, C FLAG becomes "1". Otherwise it becomes "0". When the operation result is "0", Z FLAG becomes "1". Otherwise it becomes "0". When the consecutive operation command (cmpw, cmpp) is executed, Z FLAG becomes "1" only when all operation results are "0", i.e., when all digits of the operation result are "0". Otherwise it becomes "0".

When more than 2 bytes data in the internal memory are compared, the data in those addresses smaller in address number than the specified one is put to comparison. The address smaller in address number is the low-order address, and the address larger in address number is the high-order address. The operation result is not stored anywhere.

1. cmp a,source Comparison with accumulator
The accumulator data and the source data are compared.

Source	Immediate value	Internal memory	External memory	Register
	o			

2. cmp (*),source Comparison with 1 byte data of internal memory
1 byte data of internal memory and the source data are compared.
Any addressing mode of the internal memory is enabled for (*).

Source	Immediate value	Internal memory	External memory	Register
	o	o		A

3. `cmpw (*),source` Comparison with 2 bytes data of internal memory

2 bytes data of internal memory and the source data are compared.

Any addressing mode of the internal memory is enabled for (*).

Source	Immediate value	Internal memory	External memory	Register
		o		BA I

4. `cmpp (*),source` Comparison with 3 bytes data of internal memory

3 bytes data of internal memory and the source data are compared.

Any addressing mode of the internal memory is enabled for (*).

Source	Immediate value	Internal memory	External memory	Register
		o		XYUS

Note) When the source is a 20 bits register as in case of '`cmpp (23h),x`', for example, the comparison is made for 24 bits as well. The empty high-order 4 bits of the register are regarded as "0" in the comparison.

5. `cmp [*],source` Comparison with external memory

The external memory data and the source data are compared.

Among the addressing modes of the external memory, only direct addressing is enabled for [*].

Source	Immediate value	Internal memory	External memory	Register
	o			

Dyadic Operation No.5 (Bit Test Command)

When the bit test command is executed, destination data and source data are ANDed.. Depending on the operation result, Z (Zero) FLAG is changed. When the operation result is "0", Z FLAG becomes "1". Otherwise it becomes "0". C (Carry) FLAG is kept unchanged.

The operation result is not stored anywhere.

1. test a,source Bit test of accumulator
Accumulator data is subjected to the bit test with source data.

Source	Immediate value	Internal memory	External memory	Register
	o			

2. test (*),source Bit test of internal memory
Internal memory data is subjected to the bit test with source data.
Any addressing mode of the internal memory is enabled for (*).

Source	Immediate value	Internal memory	External memory	Register
	o			A

3. test [*],source Bit test of external memory
External memory data is subjected to the bit test with source data.
Among the addressing modes of the external memory, only direct addressing is enabled for [*].

Source	Immediate value	Internal memory	External memory	Register
	o			

Operand	Immediate value	Internal memory	External memory	Register
		0		A

4. dsrl (*) Rightward digit shift of internal memory
 dsll (*) Leftward digit shift of internal memory

The internal memory data is given the digit shift as shown below. The shift is made by the number of bytes specified by register I.

When all digits are "0" as a result of the digit shift, Z (Zero) FLAG becomes "1". Otherwise it becomes "0". C (Carry) FLAG is kept unchanged.

Any addressing mode of the internal memory is enabled for (*).

Example) mv il,3

dsrl (23h)					
	23h	1	2	23h	0
	24h	3	4	24h	2
	25h	5	6	25h	4
mv il,3					
dsll (25h)					
	23h	1	2	23h	2
	24h	3	4	24h	4
	25h	5	6	25h	6
					0

"0" is given to the digit which is emptied by the shift. The digit which is shifted last is cleared.

Due attention should be paid to the fact that 'dsrl' increments the address, starting from the specified one and 'dsll' decrements the address in the same manner as above to repeat the shift.

C FLAG Control Command

sc Setting of carry flag
 rc Resetting of carry flag
 'sc' sets C FLAG to "1", while 'rc' sets it to "0". Z FLAG is kept unchanged.

PUSH POP Command

ESR-L has two stacks. One is S (System) stack which is primarily used to store the necessary data while CPU is making subroutine call or interrupt. Another is U (User) stack which is used freely by the user.

1. `pushu operand` Push command to U stack
`popu operand` Pop command from U stack

'pushu' transmits the operand data to the smaller-number address adjacent to the one specified by register U.

When the operand is a 16/20 bits register, the data is transmitted by decrementing the address, starting from the smaller-number address adjacent the one specified by register U. After the transmission, the content of register U has been decremented by the number of bytes transmitted.

'popu' transmits the data in the address specified by register U to the operand. When the operand is a 16/20 bits register, the data is transmitted by incrementing the address, starting from the address specified by register U. After the transmission, the content of register U has been incremented by the number of bytes transmitted.

Like the 'mv' command, the high-order byte of the register corresponds to the larger-number address in the memory and the low-order byte to the smaller-number address.

The following can be operands.

```
f      FLAG      : C (bit 0), Z (bit 1), 0 (bits 2 to 7)
imr   (0fbh)    : Interrupt mask register (Internal *
                  memory FBH)
a/il/ba/i/x/y  : Register
```

Note) When 'popu il' is executed, the high-order 8 bits of register I become "0".

2. pushs operand Push command to S stack
 pops operand Pop command from S stack

The functions of these commands are quite the same as 'pushu' and 'popu'. However, the address is specified by register S instead of register U.

What can be the operands for the commands are also the same as those for 'pushu' and 'popu'. In terms of hardware, however, no OPE-CODE exists which enables operands to correspond to imr/register. Instead, the assembler enables the 'mv' command which performs the same function.

pushs	imr		mv	[--s], (01bh)
pops	imr	←	mv	(01bh), [s++]
pushs	register		mv	[--s], register
pops	register		mv	register, [s++]

JUMP Command

- | | | | | |
|----|------|-----------|-------------------------------------|--------------|
| 1. | jr | <u>+n</u> | Unconditional relative branch | n: Immediate |
| | jrz | <u>+n</u> | Conditional relative branch (Z="1") | value of |
| | jrnz | <u>+n</u> | Conditional relative branch (Z="0") | 1 byte |
| | jrc | <u>+n</u> | Conditional relative branch (C="1") | |
| | jrnc | <u>+n</u> | Conditional relative branch (C="0") | |

The relative branch command changes, the content of program counter (PC) to a value obtained by adding 2 to the address where the command's mnemonic is written and then adding +n to the sum. This means that since n is an immediate value of 1 byte, branching can be implemented within the address range from -253 bytes to +257 bytes counted from the address where the branch command is written.

Conditional relative branching is implemented when a corresponding condition is satisfied. When the condition is not met, the command becomes NOP.

Note) Address counting is made only in the PC, and no carry is made to the page segment register (PS). This means that the relative branch command cannot cause control to jump out of the segment.

- | | | | | |
|----|------|----|--|--------------------------------|
| 2. | jp | mn | Unconditional branch inside of segment | mn: Immediate value of 2 bytes |
| | jpz | mn | Conditional branch inside of segment (Z="1") | |
| | jpnz | mn | Conditional branch inside of segment (Z="0") | |
| | jpc | mn | Conditional branch inside of segment (C="1") | |
| | jpnc | mn | Conditional branch inside of segment (C="0") | |

Branching is implemented by reading a 2 bytes immediate value into PC. At this time, the larger-number address data of the immediate value is read into the high-order side of PC, and the smaller-number address data into the low-order side.

Conditional branching is implemented when a corresponding condition is satisfied. When the condition is not met, the command becomes NOP.

3. jpf operand Branch outside of segment

Branching is implemented to the whole 1 Mbyte memory area by reading 3 bytes of data from the operand into PC and PS. When the source is memory, the larger-number address data in the memory is read into the high-order side of PC, and the smaller-number address data into the low-order side.

Source	Immediate value	Internal memory	External memory	Register
	o	o		X Y U S

CALL RET Command

1. `call mn` Subroutine call inside of segment
 `mn:` Immediate value of 2 bytes

The address of the command next to this command (the address which is 3 bytes larger than the address where the 'call' command is written) is pushed into S stack, and a 2 bytes immediate value is read into PC (program counter). At this time, the larger-number address data of the immediate value is read into the high-order side of PC, and the smaller-number address data into the low-order side.

The low-order 16 bits (2 bytes) are pushed out of the 20 bits address.

2. `callf lmn` Subroutine call outside of segment
 `lmn:` Immediate value of 3 bytes

The address of the command next to this command (the address which is 4 bytes larger than the address where the 'callf' command is written) is pushed into S stack, and a 3 bytes immediate value is read into PC and PS (page segment register). At this time, the largest-number address data of the immediate value is read into PS. Out of the remaining 2 bytes data, the larger-number address data is read into the high-order side of PC, and the smaller-number address data into the low-order side.

The 20 bits address is pushed by 3 bytes. At this time, the highest-order 4 bits are "0".

3. `ret` Return against call
 2 bytes data is popped from S stack into PC.

4. `retf` Return against callf
 3 bytes data is popped from S stack into PC and PS.

Supplement) Refer to "PUSH POP Command" for the details of PUSH and POP.

RESET INTERRUPT Command

1. reset Reset
3 bytes data in addresses FFFFDH to FFFFFH is read into PC (program counter) and PS (page segment register).
(The data in address FFFFFH is read into PS; and the data in FFFFEH is read into the high-order side of PC and the data in FFFFDH into the low-order side of PC.)

2. int Interrupt
Following the order of PS, PC, FLAG and IMR (FBH of internal memory), their contents (a total of 5 bytes) are pushed into S stack. 3 bytes data in addresses FFFFAH to FFFFCH is read into PC and PS. (The data in address FFFFCH is read into PS; and the data in FFFFBH is read into the high-order side of PC, and the data in FFFFAH into the low-order side of PC.)
After IMR is pushed, IRM (bit 7) of IMR becomes "0".

3. reti Return interrupt
5 bytes data is popped from S stack and then put into IMR, FLAG, PC and PS in this order.

Supplement) Refer to "PUSH POP Command" for the details of PUSH and POP.

CPU Control Command

1. wait Wait

Decrement is repeated until register I becomes "0".
Except for decrementing register I, the command is NOP.

Note) While one command is being executed in ESR-L, any interrupt operation is not performed. Due attention should be paid to interruption interval when the operation is suspended for a long period of time by using the wait command.

2. nop NOP

No operation is performed during one state.

3. tcl Timer clear

When this command is executed by setting "1" to STCL (bit 1) and MTCL (bit 0) of LCC (FEH in internal memory), SUB CG timer and MAIN CG timer are reset respectively.

4. halt CPU halt

CPU is paused by halting MAIN CG of CPU. Refer to 'System Control HALT' for the details of the HALT condition.

5. off CPU off

CPU is turned off by stopping MAIN CG and SUB CG of CPU. Refer to 'System Control OFF' for the details of the OFF condition.

ESR-L Command Table

Reference Guide

1	2
3	
4	

1. MNEMONIC

2. FLAG CHANGE ... CARRY/ZERO

C,Z: Changes according to the state with the execution of a command.

1,0: Becomes 1 or 0.

. Does not change.

3. CODE OP-CODE and POST-BYTE are expressed by binary form, and other operands are expressed by l, m, n, L, M and N (byte). Among OP-CODE and POST-BYTE, -r- and -R- are changed depending on the register as shown below.

-r-	-R-	CODE
a	A	000
il	IL	001
ba	BA	010
i	I	011
x	X	100
y	Y	101
u	U	110
s	S	111

4. NUMBER OF EXECUTION STATES ...

As to addressing for internal memory, the number shown is for the case when (bp+n) is used.

When any other addressing mode is used, 1 state should be added.

PRE-BYTE

1 Byte Transmission Command No.1 32

Source	n	a	(n)	[lmn]	[x]
Destination		il	(bp ± n) (px ± n) (py ± n) (bp + px) (bp + py)		[y] [u] [s]
A	mv ./. 00001-R-, n		mv ./. 10000-R-, n	mv ./. 10001-R-, nm	mv ./. 10010-R-, 00000-r- a:4/il:5
	a:2/il:3		a:3/il:4	6	
(N)	mv ./. 11001100, Nn	mv ./. 10100-r-, N	mv ./. 11001000, Nn	mv ./. 11010000, Nnm1	mv ./. 11100000, 00000-r-, N
(bp + N)					
(px + N)					
(bp + px)	3	3	6	7	6
[LMN]		mv ./. 10101-r-, NML	mv ./. 11011000, NMLn		
		5	6		
[X]		mv ./. 10110-r-,	mv ./. 11101000,		
[Y]					
[U]		00000-R-	00000-R-, n		
[S]		4	6		
[X++]		mv ./. 10110-r-,	mv ./. 11101000,		
[Y++]					
[U++]		00100-R-	00100-R-, n		
[S++]		4	6		
[--X]		mv ./. 10110-r-,	mv ./. 11101000,		
[--Y]					
[--U]		00110-R-	00110-R-, n		
[--S]		5	7		
[X ± N]		mv ./. 10110-r-,	mv ./. 11101000,		
[Y ± N]					
[U ± N]		1s000-R-, N	1s000-R-, nN		
[S ± N]		6	8		
[(N)]		mv ./. 10111-r-,	mv ./. 11111000,		
[(bp ± N)]					
[(px ± N)]		00000000, N	00000000, Nn		
[(bp + px)]		9	11		
[(M) ± N]		mv ./. 10111-r-,	mv ./. 11111000,		
[(bp ± M) ± N]					
[(px ± M) ± N]		1s000000, MN	1s000000, MnN		
[(bp + px) ± N]		11	13		

1 Byte Transmission Command No.2

Source	$[x++]$ $[y++]$ $[u++]$ $[s++]$	$[--x]$ $[--y]$ $[--u]$ $[--s]$	$[x \pm n]$ $[y \pm n]$ $[u \pm n]$ $[s \pm n]$	$[(n)]$ $[(bp \pm n)]$ $[(px \pm n)]$ $[(py \pm n)]$ $[(bp + px)]$ $[(bp + py)]$	$[(m) \pm n]$ $[(bp \pm m) \pm n]$ $[(px \pm n) \pm n]$ $[(py \pm n) \pm n]$ $[(lp + pz) \pm n]$ $[(lp + py) \pm n]$
A	mv ./. 10010-R-, 00100-r- a:4/il:5	mv ./. 10010-R-, 00110-r- a:5/il:6	mv ./. 10010-R-, 1s000-r-,n a:6/il:7	mv ./. 10011-R-, 00000000,n a:9/il:10	mv ./. 10011-R-, 1s000000,mn a:11/il:12
(N)	mv ./. 11100000, (bp+N) (px+N) (bp+px) 6	mv ./. 11100000, 00110-r-,N 7	mv ./. 11100000, 1s000-r-,Nn 8	mv ./. 11110000, 00000000,Nn 11	mv ./. 11110000, 1s000000,Nmn 13
[LMN]					
[X] [Y] [U] [S]					
[X++] [Y++] [U++] [S++]					
[--X] [--Y] [--U] [--S]					
[X±N] [Y±N] [U±N] [S±N]					
[(N)] [(bp±N)] [(px±N)] [(bp+px)]					
[(M)±N] [(bp±M)±N] [(px±M)±N] [(bp+px)±N]					

2 Byte Transmission Command No.1

Source	mn	ba i	(n) (bp ± n) (px ± n) (py ± n) (bp + px) (bp + py)	[lmn]	[x] [y] [u] [s]
BA I	$\overline{m}v \quad ./.$ 00001-R-, n 3	$\overline{m}v \quad ./.$ 1111101, 0-R-0-r- 2	$\overline{m}v \quad ./.$ 10000-R-, n 4	$\overline{m}v \quad ./.$ 10001-R-, nml 7	$\overline{m}v \quad ./.$ 10010-R-, 00000-r- 5
(N) (bp ± N) (px ± N) (bp + px)	$\overline{m}vw \quad ./.$ 11001101, Nnm 4	$\overline{m}v \quad ./.$ 10100-r-, N 4	$\overline{m}vw \quad ./.$ 11001001, Nn 8	$\overline{m}vw \quad ./.$ 11010001, Nnm1 8	$\overline{m}vw \quad ./.$ 11100001, 00000-r-, N 7
[LMN]		$\overline{m}v \quad ./.$ 10101-r-, NML 6	$\overline{m}vw \quad ./.$ 11011001, NMLn 7		
[X] [Y] [U] [S]		$\overline{m}v \quad ./.$ 10110-r-, 00000-R- 5	$\overline{m}vw \quad ./.$ 11101001, 00000-R-, n 7		
[X++] [Y++] [U++] [S++]		$\overline{m}v \quad ./.$ 10110-r-, 00100-R- 5	$\overline{m}vw \quad ./.$ 11101001, 00100-R-, n 7		
[--X] [--Y] [--U] [--S]		$\overline{m}v \quad ./.$ 10110-r-, 00110-R- 5	$\overline{m}vw \quad ./.$ 11101001, 00110-R-, n 10		
[X ± N] [Y ± N] [U ± N] [S ± N]		$\overline{m}v \quad ./.$ 10110-r-, 1s000-R-, N 7	$\overline{m}vw \quad ./.$ 11101001, 1s000-R-, nN 9		
[(N)] [(bp ± N)] [(px ± N)] [(bp + px)]		$\overline{m}v \quad ./.$ 10111-r-, 00000000, N 10	$\overline{m}vw \quad ./.$ 11111001, 00000000, Nn 12		
[(M) ± N] [(bp ± M) ± N] [(px ± M) ± N] [(bp + px) ± N]		$\overline{m}v \quad ./.$ 10111-r-, 1s000000, MN 12	$\overline{m}vw \quad ./.$ 11111001, 1s000000, MnM 14		

2 Byte Transmission Command No.2

Source	$[x++]$ $[y++]$ $[u++]$ $[s++]$	$[-x]$ $[-y]$ $[-u]$ $[-s]$	$[x \pm n]$ $[y \pm n]$ $[u \pm n]$ $[s \pm n]$	$[(n)]$ $[(bp \pm n)]$ $[(px \pm n)]$ $[(py \pm n)]$ $[(bp + px)]$ $[(bp + py)]$	$[(m \pm n)]$ $[(bp \pm m) \pm n]$ $[(px \pm m) \pm n]$ $[(py \pm m) \pm n]$ $[(bp + px) \pm n]$ $[(bp + py) \pm n]$
Destination					
BA	$m v \quad ./.$	$m v \quad ./.$	$m v \quad ./.$	$m v \quad ./.$	$m v \quad ./.$
I	10010-R-, 00100-r- 5	10010-R-, 00110-r- 6	10010-R-, 1s000-r-,n 7	10011-R-, 00000000,n 10	10011-R-, 1s000000,mn 12
(N)	$m v w \quad ./.$	$m v w \quad ./.$	$m v w \quad ./.$	$m v w \quad ./.$	$m v w \quad ./.$
$(bp + N)$	11100001,	11100001,	11100001,	11110001,	11110001,
$(px + N)$	00100-r-,N	00110-r-,N	1s000-r-,Nn	00000000,Nn	1s000000,Nmn
$(bp + px)$	7	10	9	12	14
[LMN]					
[X]					
[Y]					
[U]					
[S]					
$[X++]$					
$[Y++]$					
$[U++]$					
$[S++]$					
$[-x]$					
$[-y]$					
$[-u]$					
$[-s]$					
$[X \pm N]$					
$[Y \pm N]$					
$[U \pm N]$					
$[S \pm N]$					
$[(N)]$					
$[(bp \pm N)]$					
$[(px \pm N)]$					
$[(bp + px)]$					
$[(M \pm N)]$					
$[(bp \pm M) \pm N]$					
$[(px \pm M) \pm N]$					
$[(bp + px) \pm N]$					

3 Byte Transmission Command No.1

Source	lmn	x y u s	(n) (bp ± n) (px ± n) (py ± n) (bp + px) (bp + py)	[lmn]	[x] [y] [u] [s]
Destination					
X	$\overline{m}v \quad \cdot/\cdot$	$\overline{m}v \quad \cdot/\cdot$	$\overline{m}v \quad \cdot/\cdot$	$\overline{m}v \quad \cdot/\cdot$	$\overline{m}v \quad \cdot/\cdot$
Y	00001-R-, nm1	1111101,	10000-R-, n	10001-R-, nm1	10010-R-,
U		0-R-0-r-			00000-r-
S	4	2	5	8	6
(N)	$\overline{m}vp \quad \cdot/\cdot$	$\overline{m}v \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$
(bp + N)	11011100,	10100-r-, N	11001010, Nn	11010010,	11100010,
(px + N)	Nnm1			Nnm1	00000-r-, N
(bp + px)	5	5	10	9	8
[LMN]		$\overline{m}v \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$		
		10101-r-, NML	11011010,		
			NMLn		
		7	8		
[X]		$\overline{m}v \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$		
[Y]		10110-r-,	11101010,		
[U]		00000-R-	00000-R-, n.		
[S]		6	8		
[X++]		$\overline{m}v \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$		
[Y++]		10110-r-,	11101010,		
[U++]		00100-R-	00100-R-, n		
[S++]		7	9		
[--X]		$\overline{m}v \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$		
[--Y]		10110-r-,	11101010,		
[--U]		00110-R-	00110-R-, n		
[--S]		8	10		
[X±N]		$\overline{m}v \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$		
[Y±N]		10110-r-,	11101010,		
[U±N]		1s000-R-, N	1s000-R-, nN		
[S±N]		8	10		
[(N)]		$\overline{m}v \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$		
[(bp ± N)]		10111-r-,	11111010,		
[(px ± N)]		00000000, N	00000000, Nn		
[(bp + px)]		11	13		
[(M) ± N]		$\overline{m}v \quad \cdot/\cdot$	$\overline{m}vp \quad \cdot/\cdot$		
[(bp ± M) ± N]		10111-r-,	11111010,		
[(px ± M) ± N]		1s000000, MN	1s000000, MnN		
[(bp + px) ± N]		13	15		

s is excluded for \overline{r} -.
S is excluded for \overline{R} -.

3 Byte Transmission Command No.2

Source	$[x++]$ $[y++]$ $[u++]$ $[s++]$	$[--x]$ $[--y]$ $[--u]$ $[--s]$	$[x \pm n]$ $[y \pm n]$ $[u \pm n]$ $[s \pm n]$	$[(n)]$ $[(bp \pm n)]$ $[(px \pm n)]$ $[(py \pm n)]$ $[(bp+px)]$ $[(bp+py)]$	$[(m \pm n)]$ $[(bp \pm m) \pm n]$ $[(px \pm m) \pm n]$ $[(py \pm m) \pm n]$ $[(bp+px) \pm n]$ $[(bp+py) \pm n]$
Destination					
X	$mv \quad ./.$	$mv \quad ./.$	$mv \quad ./.$	$mv \quad ./.$	$mv \quad ./.$
Y	10010-R-,	10010-R-,	10010-R-,	10011-R-,	10011-R-,
U	00100-r-	00110-r-	1s000-r-,n	00000000,n	1s000000,mn
S	7	8	8	11	13
(N)	$mvp \quad ./.$	$mvp \quad ./.$	$mvp \quad ./.$	$mvp \quad ./.$	$mvp \quad ./.$
$(bp+N)$	11100010,	11100010,	11100010,	11110010,	11110010,
$(px+N)$	00100-r-,N	00110-r-,N	1s000-r-,Nn	00000000,Nn	1s000000,Nmn
$(bp+px)$	9	10	10	13	15
[LMN]					
[X]					
[Y]					
[U]					
[S]					
$[X++]$					
$[Y++]$					
$[U++]$					
$[S++]$					
$[--X]$					
$[--Y]$					
$[--U]$					
$[--S]$					
$[X \pm N]$					
$[Y \pm N]$					
$[U \pm N]$					
$[S \pm N]$					
$[(N)]$					
$[(bp \pm N)]$					
$[(px \pm N)]$					
$[(bp+px)]$					
$[(M) \pm N]$					
$[(bp \pm M) \pm N]$					
$[(px \pm M) \pm N]$					
$[(bp+px) \pm N]$					

S is excluded for -R-.

Block Transmission Command

Source	(n) (bp ± n) (px ± n) (py ± n) (bp + px) Destination (bp + py)	[lmn]	[x++] [y++] [u++] [s++]	[--x] [--y] [--u] [--s]	[x±n] [y±n] [u±n] [s±n]
(N) (bp ± N) (px ± N) (bp + px)	mvl/mvld ./. 11001011, Nn/ 11001111, Nn 5 + 2 × i	mvl ./. 11010011, Nnml 6 + 2 × i	mvl ./. 11100011, 00100-r-, N 5 + 2 × i	mvl ./. 11100011, 00110-r-, N 7 + 2 × i	mvl ./. 01010110, 1s000-r-, Nn 5 + 2 × i
[LMN]	mvl ./. 11011011, NMLn 6 + 2 × i				
[X++] [Y++] [U++] [S++]	mvl ./. 11101011, 00100-R-, n 5 + 2 × i				
[--X] [--Y] [--U] [--S]	mvl ./. 11101011, 00110-R-, n 7 + 2 × i				
[X±N] [Y±N] [U±N] [S±N]	mvl ./. 01011110, 1s000-R-, nN 5 + 2 × i				
[(N)] [(bp ± N)] [(px ± N)] [(bp + px)]	mvl ./. 11111011, 00000000, Nn 10 + 2 × i				
[(M) ± N] [(bp ± M) ± N] [(px ± M) ± N] [(bp + px) ± N]	mvl ./. 11111011, 1s000000, MnN 12 + 2 × i				

source	[(n)] [(bp ± n)] [(px ± n)] [(py ± n)] [(bp + px)] Destination [(bp + py)]	[(m) ± n] [(bp ± m) ± n] [(px ± m) ± n] [(py ± m) ± n] [(bp + px) ± n] [(bp + py) ± n]
(N) (bp ± N) (px ± N) (bp + px)	mvl ./. 11110011, 00000000, Nn 10 + 2 × i	mvl ./. 11110011, 1s000000, Nmn 12 + 2 × i

Transmission Command Between a and b

Source Destination	a	b
A		mv ./. 01110100 1
B	mv ./. 01110101 1	

Exchange Command

	a b	ba i	x y z s	(n) (bp ± n) (px ± n) (py ± n) (bp + px) (bp + py)								
A B	ex ./. 11011101 3											
BA I		ex ./. 11101101, 0-R-0-r- 4										
X Y U S			ex ./. 11101101, 0-R-0-r- 4									
(N) (bp ± N) (px ± N) (bp + px)				<table border="1"> <tr> <td>ex ./. 11000000, Nn</td> <td>exw ./. 11000001, Nn</td> </tr> <tr> <td>7</td> <td>10</td> </tr> <tr> <td>exp ./. 11000010, Nn</td> <td>exl ./. 11000011, Nn</td> </tr> <tr> <td>13</td> <td>5 + 3 × i</td> </tr> </table>	ex ./. 11000000, Nn	exw ./. 11000001, Nn	7	10	exp ./. 11000010, Nn	exl ./. 11000011, Nn	13	5 + 3 × i
ex ./. 11000000, Nn	exw ./. 11000001, Nn											
7	10											
exp ./. 11000010, Nn	exl ./. 11000011, Nn											
13	5 + 3 × i											

Dyadic Operation No.1 (Add/Subtract Command)

Source	n	a	il	ba	x	(n)
Destination				i	y	(bp ± n)
					u	(px ± n)
					s	(py ± n)
						(bp + px)
						(bp + py)
A	add/sub c/z 01000000,n/ 01001000,n 3	add/sub c/z 01000110,0-R-0-r-/ 01001110,0-R-0-r- 3				add/sub c/z 01000010,n/ 01001010,n 4
	adc/sbc c/z 01010000,n/ 01011000,n 3					adc/sbc c/z 01010010,n/ 01011010,n 4
IL						
BA		add/sub c/z 01000100,0-R-0-r-/ 01001100,0-R-0-r- 5				
X		add/sub c/z 01000101,0-R-0-r-/ 01001101,0-R-0-r- 7				
Y						
U						
S						
(N)	add/sub c/z 01000001,Nn/ 01001001,Nn 4	add/sub c/z 01000011,N/ 01001011,N 4				
(bp ± N)						
(px ± N)						
(bp + px)						
	adc/sbc c/z 01010001,Nn/ 01011001,Nn 4	adc/sbc c/z 01010011,N/ 01011011,N 4				
		adcl/sbcl c/z 01010101,N/ 01011101,N 4+i				adcl/sbcl c/z 01010100,Nn/ 01011100,Nn 5+2×i
		dadl/dsbl c/z 11000101,N/ 11010101,N 4+i				dadl/dsbl c/z 11000100,Nn/ 11010100,Nn 5+2×i

Dyadic Operation No.2 (Logical Operation Command)

Source	n	a	(n)
Destination			(bp ± n) (px ± n) (py ± n) (bp + px) (bp + py)
A	and/or/xor ./z 01110000, n/01111000, n/ 01101000, n 3		and/or/xor ./z 01110111, n/01111111, n/ 01101111, n 4
(N) (bp ± N) (px ± N) (bp + px)	and/or/xor ./z 01110001, Nn/01111001, Nn/01101001, Nn 4	and/or/xor ./z 01110011, n/01111011, n/01101011, n 4	and/or/xor ./z 01110110, Nn/01111110, Nn/01101110, Nn 6
[LMN]	and/or/xor ./z 01110010, NMLn/01111010 , NMLn/01101010, NMLn 7		

Dyadic Operation No.3 (Pointer Add Command)

Source	n	a
Destination		
(N) (bp ± N) (px ± N) (bp + px)	pmdf ./. 01000111, Nn 4	pmdf ./. 01010111, N 4

Dyadic Operation No.4 (Compare Command)

Source	n	a	ba	x	(n)
Destination			i	y	($bp \pm n$) ($px \pm n$) ($ry \pm n$) ($bp + px$) ($bp + ry$)
A	cmp c/z 01100000,n 3				
(N) ($bp \pm N$) ($px \pm N$) ($bp + px$)	cmp c/z 01100001,Nn 4	cmp c/z 01100011,N 4			cmp c/z 10110111,Nn 6
			cmpw c/z 11010110, 00000-r-,N 7		cmpw c/z 11000110,Nn 8
				cmpb c/z 11010111, 00000-r-,N 9	cmpb c/z 11000111,Nn 10
[LMN]	cmp c/z 01100010, NMLn 6				

Dyadic Operation No.5 (Test Command)

Source	n	a
Destination		
A	test ./z 01100100,n 3	
(N) ($bp \pm N$) ($px \pm N$) ($bp + px$)	test ./z 01100101,Nn 4	test ./z 01100111,N 4
[LMN]	test ./z 01100110, NMLn 6	

Monadic Operation

Operation Operand	digit exchange	increment/ decrement	rotate	shift	digit shift
a	swap ./z 11101110 3	inc/dec ./z 01101100, 00000-r-/ 01111100, 00000-r- 3	ror/rol c/z 11100100/ 11100110 2	shr/shl c/z 11110100/ 11110110 2	
il ba i x y u s					
(n) (bp ± n) (px ± n) (bp + px)		inc/dec ./z 01101101,n/ 01111101,n 3	ror/rol c/z 11100101,n/ 11100111,n 3	shr/shl c/z 11110101,n/ 11110111,n 3	dsrl/dsll ./z 11111100,n/ 11101100,n 4+i

C FLAG Control Command

set	reset
sc 1/. 10010111 1	rc 0/. 10011111 1

PUSH POP Command

	f	imr	a	ba	x
u-stack push	pushu ./. 00101110 3	pushu ./. 00101111 3	pushu ./. 00101-r- 3	pushu ./. 00101-r- 4	pushu ./. 00101-r- 5
pop	popu c/z 00111110 2	popu ./. 00111111 2	popu ./. 00111-r- a:2/il:3	popu ./. 00111-r- 3	popu ./. 00111-r- 4
s-stack push	pushs ./. 01001111 3	pushs mv [--s],imr	pushs mv [--s],r		
pop	pops c/z 01011111 2	pops mv imr,[s++]	pops mv r,[s++]		

JUMP Command

	+n	-n	mn l mn	x y u s	(n) (bp ± n) (px ± n) (bp ± px)
Near	jr ./. 00010010,n 3	jr ./. 00010011,n 3	jv ./. 00000010,nm 4		
zero	jrz ./. 00011000,n j:3/nj:2	jrz ./. 00011001,n j:3/nj:2	jpz ./. 00010100,nm j:4/nj:3		
non-zero	jrnz ./. 00011010,n j:3/nj:2	jrnz ./. 00011011,n j:3/nj:2	jpnz ./. 00010101,nm j:4/nj:3		
carry	jrc ./. 00011100,n j:3/nj:2	jrc ./. 00011101,n j:3/nj:2	jpc ./. 00010110,nm j:4/nj:3		
non-carry	jrcn ./. 00011110,n j:3/nj:2	jrcn ./. 00011111,n j:3/nj:2	jpnc ./. 00010111,nm j:4/nj:3		
Far			jpf ./. 00000011,nm 5	jp ./. 00010001, 00000-r- 4	jp ./. 00010000,n 6

CALL RETURN Command

	call mn l mn	return
Near	call ./. 00000100,nm 6	ret ./. 00000110 4
Far	callf ./. 00000101,nm 8	retf ./. 00000111 5

RESET INTERRUPT Command

reset	interrupt	return interrupt
reset ./.	int ./.	reti ./.
11111111	11111110	00000001
6	12	7

CPU Control Command

wait	non- operation	timer clear	halt	off
wait	nop ./.	tcl ./.	halt ./.	off ./.
11101111	00000000	11001110	11011110	11011111
1+i	1	1	(When pas- sing: 2)	(When pas- sing: 2)

PRE-BYTE (Internal Memory Addressing Mode Setting Byte)

2nd operand (n)	(bp ± n)	(py ± n)	(bp + py)
1st operand	*		
(N)	./.	./.	./.
00110010	00110000	00110011	00110001
1	1	1	1
(bp ± N)	./.	./.	./.
00100010		00100011	00100001
1		1	1
(px ± N)	./.	./.	./.
00110110	00110100	00110111	00110101
1	1	1	1
(bp + px)	./.	./.	./.
00100110	00100100	00100111	00100101
1	1	1	1

- *) When the number of operands for the internal memory is only one, the assembler generates PRE-BYTE shown in the column marked with * above is regardless of whether the operand is the first or second one.

INSTRUCTION TABLE

L \ H	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP (n)	JP (n)		PRE (n) (BP+a)	ADD A, n	ADC A, n	CMP A, n	AND A, n	MV A, (n)	MV A, (r ₃)	MV (n), A	MV (r ₃), A	EX (n), (n)	MV (r ₁), (n)	MV (n), (r ₂)	MV (n), (n)
1	RETI r ₃	JP r ₃	PRE (BP+m) (BP+PY)	PRE (n) (BP+PY)	ADD (n), n	ADC (n), n	CMP (n), n	AND (n), n	MV IL, (n)	MV IL, (r ₃)	MV (n), IL	MV (r ₃), IL	EXW (n), (n)	MVW (n), (n)	MVW (n), (r ₂)	MVW (n), (n)
2	JP nn	JR +n	PRE (BP+m) (n)	PRE (n) (n)	ADD A, (n)	ADC A, (n)	CMP (n), n	AND (n), n	MV BA, (n)	MV BA, (r ₂)	MV (n), BA	MV (r ₂), BA	EXP (n), (n)	MVP (n), (n)	MVP (n), (r ₂)	MVP (n), (n)
3	JPF l, nn	JR -n	PRE (BP+m) (PY+a)	PRE (n) (PY+n)	ADD (n), A	ADC (n), A	CMP (n), A	AND (n), A	MV I, (n)	MV I, (r ₂)	MV (n), I	MV (r ₂), I	EAL (n), (n)	MVL (n), (n)	MVL (n), (r ₂ + r ₃)	MVL (n), (n)
4	CALL nn	JPZ nn	PRE (BP+PX) (BP+a)	PRE (PX+m) (BP+a)	ADD r ₁ , r ₁ r ₂ , r ₂	ADCL (n), (n)	TEST A, n	MV A, B	MV Y, (n)	MV A, (r ₂)	MV (n), X	MV (r ₂), X	DADL (n), (n)	DSBL (n), r ₂	ROR A	SHR A
5	CALLF l, nn	JPNZ nn	PRE (BP+PX) (BP+PY)	PRE (PX+m) (BP+PY)	ADD r ₃ , r ₃	ADXL (n), A	TEST (n), n	MV B, A	MV Y, (n)	MV Y, (r ₂)	MV (n), Y	MV (r ₂), Y	DADL (n), A	DSBL (n), A	ROR (n)	SHR (n)
6	RET nn	JPL nn	PRE (BP+PX) (n)	PRE (PX+m) (n)	ADD r ₁ , r ₁	MVL (n), [X + (k)m], n	TEST (n), n	AND (n), (n)	MV U, (n)	MV U, (r ₂)	MV (n), U	MV (r ₂), U	CMPW (n), (n)	CMPW (n), r ₂	ROL A	SHL A
7	RETF nn	JPNL nn	PRE (BP+PX) (PY+a)	PRE (PX+m) (PY+a)	PMDF (n), n	PMDF (n), A	TEST (n), A	AND A, (n)	MV S, (n)	SC	MV (n), S	CMP (n), (n)	CMPF (n), (n)	CMPF (n), r ₂	ROL (n)	SHL (n)
8	MV A, n	JRZ +n	PUSHU A	POPU A	SUB A, n	SBC A, n	XOR A, n	OR A, n	MV A, (l, n)	MV A, (n)	MV (l, n), A	MV (n), A	MV (n), (n)	MV (l, n), n	MV (r ₂), (n)	MV (n), (n)
9	MV IL, n	JRZ -n	PUSHU IL	POPU IL	SUB (n), n	SBC (n), n	XOR (n), n	OR (n), n	MV IL, (l, n)	MV IL, (n)	MV (l, n), IL	MV (n), IL	MVW (n), (n)	MVW (l, n), n	MVW (r ₂), (n)	MVW (n), (n)
A	MV BA, nn	JRNZ +n	PUSHU BA	POPU BA	SUB A, (n)	SBC A, (n)	XOR (k), n	OR (k), n	MV BA, (l, n)	MV BA, (n)	MV (l, n), BA	MV (n), BA	MVP (n), (n)	MVP (n), n	MVP (r ₂), (n)	MVP (n), (n)
B	MV I, nn	JRNZ -n	PUSHU I	POPU I	SUB (n), A	SBC (n), A	XOR (n), A	OR (n), A	MV I, (l, n)	MV I, (n)	MV (l, n), I	MV (n), I	MVL (n), (n)	MVL (l, n), n	MVL (r ₂ + r ₃), (n)	MVL (n), (n)
C	MV X, l, nn	JRC +n	PUSHU X	POPU X	SUB r ₂ , r ₁ r ₂	SBCL (n), (n)	INC r ₁	DEC r ₁	MV X, (l, n)	MV X, (n)	MV (l, n), X	MV (n), X	MV (n), n	MVP (n), (n)	DSL (n)	DSL (n)
D	MV Y, l, nn	JRC -n	PUSHU Y	POPU Y	SUB r ₃ , r ₁	SBCL (n), A	INC (n)	DEC (n)	MV Y, (l, n)	MV Y, (n)	MV (l, n), Y	MV (n), Y	MVW (l), nn	EX A, B	EX r ₂ , r ₂ r ₃ , r ₃	MV r ₂ , r ₂ r ₃ , r ₃
E	MV U, l, nn	JRNC +n	PUSHU F	POPU F	SUB r ₁ , r ₁	MVL [X + a] (n)	XOR (n), (n)	OR (n), (n)	MV U, (l, n)	MV U, (n)	MV (l, n), U	MV (n), U	TCL	HALT A	WAIT	RESET
F	MV S, l, nn	JRNC -n	PUSHU IMR	POPU IMR	PUSHS F	POPS F	XOR A, (n)	OR A, (n)	MV S, (l, n)	RC	MV (l, n), S		MVLD (n), (n)	OFF	WAIT	RESET